A CMOS Adiabatic Bus-Driver
نویسندگان
چکیده
This paper presents a simple digital system utilizing adiabatic charging principles to achieve low power-consumption. With the same frequency constraints, the Adiabatic Bus-Driver dissipates considerably less energy than standard CMOS approaches, especially for large load capacitances. Some simulation results (e.g. power-saving ratio versus technology) and prototype chip design are presented as well.
منابع مشابه
Supply clock generation (driver) circuit for 2PASCL: Hara active inductor equivalent circuit and simulation
Abstract The paper presents a split-level sinusoidal power supply clock generator circuit for Two-Phase Adiabatic Static CMOS Logic circuit (2PASCL). The driving of adiabatic logic requires adiabatic controlled sources of voltage. We study the clock voltage generator circuit using SPICE simulation and investigate the most suitable scheme and highest energy efficiency for the energy recovery pow...
متن کاملSupply clock generation (driver) circuit for 2PASCL
The paper presents a new quasi adiabatic logic family that uses two complementary split-level sinusoidal power supply clock for digital low power applications such as sensors. The proposed two-phase adiabatic static CMOS logic circuit (2PASCL) is using the principle of energy recovery and adiabatic switching. It has switching activity that is lower than dynamic logic and can be directly derived...
متن کاملHigh Voltage Cmos Technologies for Robust System-on-chip Design
In the past Smart Power System-on-Chip (SoC) products were almost exclusively designed on Bipolar-CMOS-DMOS (BCD) technologies. These products address applications as diverse as power management for mobile phones, motor drivers, printer head drivers, automotive bus transceivers and dataline drivers for high speed internet or Voice over IP (VoIP). The trend towards SoC design for lowering form f...
متن کاملAn energy-efficient CMOS line driver using adiabatic switching
The energy recovery principle used in high-efficiency power supplies can be applied to digital CMOS logic to reduce dynamic power dissipation. We describe experiments with a custom linedriver chip and resonant power supply that can switch eight 100pF loads at 1MHz over 6 times more efficiently than conventional CMOS. The paper describes the adiabatic charging principle underlying this class of ...
متن کاملDesign and Analysis of New Level Shifter With Gate Driver for Li-Ion Battery Charger in 180nm CMOS Technology
In this work, the design and analysis of new Level Shifter with Gate Driver for Li-Ion battery charger is proposed for high speed and low area in 180nm CMOS technology. The new proposed level shifter is used to raise the voltage level and significantly reduces transfer delay 1.3ns (transfer delay of conventional level shifter) to 0.15ns with the same input signal. Also, the level shifter with g...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001